## ZERO OVER HEAD LOOP FIR PROCESSOR

**Sourindu Chatterjee**

**Department of Electrical and Computer Engineering, Florida State University**

**APRIL 6, 2016**

## WEEKLY REPORT



Period 4-5 :

Construction of architecture of the input and coefficient arrays.

Creation of the feasible design architecture.

Implementation of the Architecture in the VHDL..

Creating FIR filter coefficients and working towards creating a test bench.